Langues

Laboratoire de recherche
UMR 6602 - UCA/CNRS/SIGMA

Annuaire

Landrault Alexis


Photo
Fonction : Enseignant chercheur (Permanent Ip)
Axe : Ispr
Thème : Dream
Téléphone : +33473407264
Fax : +33 4 7340 7262



Publications associées :
16 publication trouvées


2015
ACTI
AMINEBOUSSADI M., TIXIER T., LANDRAULT A., DERUTIN J.
A control unit module for a scalable floating-point-unit architecture



2014
ACL
PELISSIER F., CHENINI H., BERRY F., LANDRAULT A., DERUTIN J.
Embedded multi-processor system-on-programmable chip for smart camera pose estimation using nonlinear optimization methods



ACTI
AMINEBOUSSADI M., TIXIER T., LANDRAULT A., DERUTIN J.
A 16-core microprocessor ASIC for image processing algorithms



AMINEBOUSSADI M., TIXIER T., LANDRAULT A., DERUTIN J.
A Novel Flexible 16-Core MP-SoC Architecture Based on Parallel Skeletons for Image Processing Applications



AMINEBOUSSADI M., TIXIER T., LANDRAULT A., DERUTIN J.
Adding FPU to an open-source processor using user instructions



AMINEBOUSSADI M., TIXIER T., LANDRAULT A., DERUTIN J.
Design of a tile based around an open-source processor with 65nm technology



AMINEBOUSSADI M., TIXIER T., LANDRAULT A., DERUTIN J.
Teaching Advanced Digital ASIC Designs By A Complex Case Study



2013
ACTN
AMINEBOUSSADI M., TIXIER T., LANDRAULT A., DERUTIN J.
Instructions "utilisateur" dans un cœur de processeur pipeliné



2010
ACL
DAMEZ L., SIELER L., LANDRAULT A., DERUTIN J.
Embedding of a real-time image stabilization algorithm on a parameterizable SoPC architecture



ACTI
SIELER L., DERUTIN J., DAMEZ L., LANDRAULT A.
A Generic MP-SoC Design Methodology for the Fast Prototyping of Embedded Image Processing



SIELER L., DERUTIN J., LANDRAULT A.
A MP-SoC Design Methodology for the fast Prototyping of Embedded Image Processing System



2009
ACTN
DAMEZ L., DERUTIN J., LANDRAULT A., SIELER L.
Implantation sur SoPC d'un algorithme de stabilisation d'image temps réel avec une approche multiprocesseur embarqué



DAMEZ L., SIELER L., FALCOU J., LANDRAULT A., DERUTIN J.
Méthode d’implantation parallèle d’applications de TSI sur SoPC



2008
ACTI
DAMEZ L., DERUTIN J., LANDRAULT A.
Embedding of a real time image stabilization algorithm on SoPC platform, a chip multi-processor approach



2006
VERLE A., LANDRAULT A., MAURINE P., AZEMARD N.
Circuit Performance Optimization under Delay Constraints



VERLE A., LANDRAULT A., MAURINE P., AZEMARD N.
Circuit Sizing Method under Delay Constraint





<-- retour à l'annuaire